

method maintains good compression ratio and area overhead and thus decreases memory latency and speeds up the processor and by making the system to work with high speed and thus helpful for mankind.

References

- [1] R. Alameldeen and D. A. Wood, "Adaptive cache compression for high-performance processors," in Proc. Int. Symp. Computer Architecture, Jun. 2004, pp. 212–223.
- [2] E. G. Hallnor and S. K. Reinhardt, "A compressed memory hierarchy using an indirect index cache," in Proc. Workshop Memory Performance Issues, 2004, pp. 9–15.
- [3] R. Alameldeen and D. A. Wood, "Interactions between compression and prefetching in chip multiprocessors," in Proc. Int. Symp. High-Performance Computer Architecture, Feb. 2007, pp. 228–239.
- [4] Moffat, "Implementing the PPM data compression scheme," IEEE Trans. Commun., vol. 38, no. 11, pp. 1917–1921, Nov. 1990.
- [5] M. Burrows and D. Wheeler, "A block sorting lossless data compression algorithm," Digital Equipment Corporation, Tech. Rep. 124, 1994.
- [6] Tremaine et al., "IBM memory expansion technology," IBM J Res. Development, vol. 45, no. 2, pp. 270–285, Mar. 2001.

Author Profile



Mr. V. Narayana Reddy, M.Tech Digital Systems has been working as an Associate Professor in ECE Dept, PBR VITS, JNTUA, Kavali, Nellore (Dt.), A.P, India. He has published over 5 papers in various National and International Journals and Conferences.



Ms. Chandrakala is a Project Associate pursuing her M.Tech Degree with VLSI Design specialization at the department of Electronics and Communication Engineering, PBRVITS, JNTUA, Kavali, Nellore (Dt.), A.P, India.

This Article is Found Plagiarized
Original Article Details are as below
C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
Xi Chen, Lei Yang, Robert P. Dick; Li Shang; Haris Lekatsas
IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Volume:18, Issue: 8)
10.1109/TVLSI.2009.2020989
IEEE Circuits and Systems Society

IJSER