













2006 Symposium on Quality of Electronic Design, pp.116-119, 2009.

- [6] H.Chang and S.Sapatnekar, "Full Chip Analysis of Leakage Power under Process variations, Including Spatial Correlations," in proc. DAC, pp.523-528, June 2005.
- [7] K. Roy, H.Mahmoodi-Meimand "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits" Proceedings of the IEEE, vol. 91, no. 2, February 2003.
- [8] Ahmed M. Shams and Magdy A. Bayoumi "A Novel High-Performance CMOS 1-Bit Full-Adder Cell", IEEE transactions on circuits and systems-II: analog and digital signal processing, vol. 47, no. 5, May 2000.
- [9] John P. Uyemura, Chip Design for Submicron VLSI: CMOS Layout and Simulation.

### Author Profile

**Mrs. Lekshmi Vijayan** is PG research scholar at TKMIT, Kollam. Her area of interest includes VLSI design and engineering.

**Mrs. Sukanya Sundaresh** is assistant professor at TKMIT, Kollam. Her subject area includes VLSI design & Engineering.