

2. e. Addition Unit: The inputs are taken as the output of eight multiplexer units. The output of the eight multiplexers (M7-M0) is added together. The outputs of the adder passes through a two's complement circuit. The produced outputs are varies depending on the sign magnitude and then given to the multiplexer and the outputs are produced.

3. Coefficient Selector (CS) Block

The inputs are taken from the output of the coefficient generator which selects the required data for processing and the selected inputs are multiplied using the AND operation and then based on the multiplexer's selection line, outputs will be produced.

4. Final Data Accumulation Unit (FA)

The inputs for accumulation were taken from the output of the data generator (DG), coefficient generator (CG) and coefficient selector (CS) which are added and then filter output will be produced.

3. Simulation and Results

Finally the 16-bit channel based FIR filter digital architecture was designed. This architecture is used to reduce the noise level in received signal. Then to simulate the final output binary results and to calculate the circuit complexity, power and the speed level. The proposed design has been simulated on ISIM using Xilinx ISE 14.2. The binary data inputs are given and corresponding clock signal is applied either 0 or 1. The waveform are generated to their corresponding inputs. The simulation outputs of the proposed RRC filter architecture is shown in the Fig.3.a and Fig.3.b.

After simulation process the proposed design has been implemented using Xilinx ISE 14.2. The Register Transfer Level (RTL) diagram can be implemented for the proposed RRC filter. The simulation and Synthesis Report shows that an efficient Area-Power-delay utilization. The RTL Schematic view of the reconfigurable RRC filter architecture is shown in the Fig.3.c.




Fig.3.c: RTL Schematic view of reconfigurable RRC filter

Total on-chip power as both static and dynamic power can be measured by using Xilinx Power Estimator (XPE)-2013.3. Comparison have been done for the power, delay time, LUT counts and clock frequency of the proposed reconfigurable RRC filter architecture.

Table I: Comparison results of the [9] and proposed reconfigurable RRC filter

References	LUT counts	Delay Time(ns)	Maximum Frequency(MHz)	Power (mW)
[9]	3142	11.9	83.4	231.21
Proposed	2135	9.102	109.8	208

From Table I, it is noticed that the proposed technique helps in reducing LUT counts, Delay time and power along with improvement of maximum frequency compared with [9] existing technique.

4. Conclusion

Finally the FIR with DUC multi-standard channel filter architecture was designed. The circuit complexity level and the delay were reduced. This FIR filter architecture is used to remove the noise in the received channel data bits effectively. This architecture addresses different problems encountered in designing the reconfigurable filter used in multi-standard DUC, which is an important component of Software Defined Radio /cognitive radio. Number of Look Up Table (LUT) counts, path delay and power. This two-step optimization technique to make the desired filter more efficient by reducing area and power along with improvement in operating clock frequency of the design. Comparisons of results of the proposed architecture with other reconfigurable FIR filter architecture implemented on FPGA demonstrate merits of the proposed architecture in terms of speed, power, and area consumption compared to the existing reconfigurable RRC filter architecture. Further the reconfigurable RRC filter architecture is to be enhanced along with an efficient power and area.




Figure 3.a: Simulation inputs of the proposed reconfigurable RRC filter architecture




Figure 3.b: Simulation outputs of the proposed reconfigurable RRC filter

References

- [1] R.Ramesh, R.Nathiya, "Realization of FIR filter using modified distributed arithmetic architecture", SIPIJ Vol, No.1, February 2012.
- [2] K.G.Shanthi, N.Nagarajan, "High speed and area efficient FPGA implementation of FIR filter using distributed arithmetic", Journal of Theoretical and Applied Information Technology Vol.62.No.3, April 2014.
- [3] Daniel B. Turek, "Design of efficient digital interpolation filters for integer upsampling", MMIV, June 2004.
- [4] Michał Staworko, Mariusz Rawski, "Application of Modified Distributed Arithmetic Concept in FIR Filter Implementations Targeted at Heterogeneous FPGAs", Prezelad Elektrotechniczny (Electrical Review), ISSN 0033-2097, R. 88 NR 6/2012.
- [5] Priya Stalin, c. Arun, "A Study on Low Power Reconfigurable FIR Filters with Dynamic Change in Filter Order", Journal of Theoretical and Applied Information Technology Vol, 54. No 2, August 2013.
- [6] David E Troncoso Romero, Uwe Meyer-Baese, "On the inclusion of prime factors to calculate the theoretical lower bounds in multiplier less single constant multiplications", EURASIP journal on Advances in signal processing, December 2014.
- [7] S-F Lin, S.-C Huang, F.-S Yuang, "Power-efficient FIR filter architecture design for Wireless Embedded System" IEEE Transactions.Circuits System II Exp.Briefs.Vol. 51, no.1, January 2004.
- [8] S.-F. Hsiao, J.-H. Zhang Jian, and M.-C. Chen, "Low-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 5, pp. 287–291, May 2013.
- [9] S.-J. Lee, J.-W. Choi, S. W. Kim, and J. Park, "A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 12, pp. 2221–2228, Dec. 2011.
- [10] Indranil Hatai, Indrajit Chakrabarti, Swapna Banerjee, "An Efficient VLSI Architecture of a Reconfigurable Pulse Shaping FIR Interpolation Filter for Multistandard DUC" IEEE Transactions VLSI System, Vol. 23, No. 6, June 2015.
- [11] Shrikant Patel, "Design and Implementation Of 31-Order FIR Low-Pass Filter Using Modified Distributed Arithmetic based On FPGA", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, vol.2, no.10, pp.650-656, 2013.
- [12] Thenmozhi, M. Kirthika, N., "Analysis of Efficient Architectures for FIR Filters using Common Subexpression Elimination Algorithm", International Journal of Scientific & Technology Research, vol.1, no.4, pp.422-435, 2012.
- [13] Baha Ali Nasir, "Efficient Programmable Finite Impulse Response Filter Using Xilinx MAC FIR Filter for Software Defined Radio", International Journal of Recent Technology and Engineering, vol.2, no.6, pp.256-260, 2014.
- [14] Durairajaa, N. Joyprincy, J. and Palanisamy, M., "Design of Low Power and Area Efficient Architecture for Reconfigurable FIR Filter", International Journal of Recent Technology and Engineering, vol.2, no.1, pp.308-316, 2013.
- [15] I.Vinodhini, M.Thangavel, "Design of an Efficient Pulse Shaping FIR Filter Architecture for Digital Up Converter", IJRST Vol. 4, Special Issue 6, May 2015