









- Computers, vol.EC-8, no. 8, pp 330-334, September 1959
- [7] Naveen Kumar, Amandeep Singh Sappal “CORDIC Design and Architecture”, (IJACSA) Vol. 2, No. 4, 2011.
- [8] Pipelined Parallel FFT Architectures via Folding Transformation, Manohar Ayinala, Student Member, IEEE, Michael Brown, and Keshab K. Parhi, Fellow, IEEE transactions on very large scale integration (vlsi) systems, vol. 20, no. 6, June 2012.
- [9] J M Rudagi, Srikant, Basavaraj B Patil, Dr S Subbaraman ,“Performance Analysis of Radix 4 CORDIC Processor in Rotation mode with Parallel Scale factor Computation”,IJETA Vol 2, Issue 7, July 2012.
- [10] Amritakar Mandal\* and Rajesh Mishra” Reconfigurable Design of Pipelined CORDIC Processor for Digital Sine-Cosine” Journal of Signal Processing Theory and Applications Oct.20 (2012).
- [11] Pramod, K.Sridharan “50Yearsof CORDIC: Algorithms, Architectures, and Applications”, IEEE transactions on circuits and systems I:regular papers, vol.56,no.9,september2009
- [12] John F. Wakerly, Digital Design Principles and Practices, Fourth Edition, Pearson Education, Inc. 2006.
- [13] S. He and M. Torkelson, “A new approach to pipeline FFT processor,” in Proc. 10th Int. Parallel Processing Symp., 1996, pp. 766–770.
- [14] H. Wold and A. M. Despain, “Pipeline and parallel-pipeline FFT processors for VLSI implementation,” IEEE Trans. Comput., vol. C-33, no. 5, pp. 414–426, May 1984.
- [15] J.S. Walther, “A unified algorithm for elementary functions”, in: Proceedings of Spring. Joint Computer Conference, 1971, pp. 379–385.
- [16] J. W. Cooley and J. Tukey, “An algorithm for machine calculation of complex fourier series,” Math. Comput., vol. 19, pp. 297–301, Apr. 1965.
- [17] VHDL programming by J.Baskar