





The lock detector can discern the moment that two input clock edges to the PD are brought into very close alignment. To avoid excessive power consumption, the lock detector enables the delay mismatch calibration and the static phase offset compensation after the core DLL acquires lock. The clock generator uses a 15 MHz clock as the reference clock and gives the EISC processor has a 30MHz clock as the nominal system clock with frequency multiplication of two.

The self-calibration loop consists of a delay calibration buffer and a timing error comparator. The delay calibration buffer consists of 16 separate delay calibration buffer cells shown in Fig. 2 and receives multiphase clocks from the VCDL. Each delay calibration buffer cell consists of a two-stage delay cell with small delay coverage. The schematic of the proposed timing error comparator is shown in Fig. 3(a). Each timing error comparator cell compares three consecutive multiphase clocks from the delay calibration buffer. The timing diagram of the delay calibration buffer is shown in Fig. 3(b). The timing error comparator compares the relative pulse widths of *cal-dn* and *cal-up*, which are the signals indicating the phase difference between adjacent multiphase clocks. Then, it periodically charges or discharges the capacitor, (2.5 pF) according to the pulse widths of *cal-up* and *cal-dn*.



**Figure 2:** Delay calibration buffer cell



**Figure 3:** (a) Timing error comparator cell and (b) timing diagram of delay buffer output.

The self calibrated clock generator has more number of transistor counts implement to the lock detector and phase detector. So these disadvantages of poor jitter performance ,occupies large area and low power dissipation.


### 3. Proposed System

A proposed delay-locked loop (DLL)-based self calibrated clock generator can change the supply voltage and the system clock frequency, respectively. By doing So, the EISC processor can be used to consume energy efficiently. However, embedded processors for mobile applications tends to be exposed to various harsh environments. Especially, supply voltage fluctuations and timing reservations caused by process, voltage, and temperature (PVT) variations can significantly degrade the performance of the processor. Thus, the susceptibility of the clock

generator to external noise and on-chip variations must be addressed to achieve high performance.


Depending on the thermometer code from the EISC processor, the frequency multiplier selects and merges short pulses that are generated with the calibrated multiphase clocks. The merged short pulses create a scaled system clock of a desired frequency with a 50% duty cycle through a toggled-pulsed latch. Since multiphase clocks are used for frequency multiplication, an anti-harmonic lock circuit is adopted to prevent the core DLL from locking at more than one reference clock cycle. Without an anti-harmonic lock circuit, the frequency multiplication ratio can be incorrect and can bring about the total failure of clock synthesis. A phase detector (PD) with an auxiliary charge pump reduces the static phase offset, which can cause a spur in the output clock.

The proposed phase detector and lock detector by using modified GDI (gate diffusion input) technique. This technique allows reduce power consumption ,delay and area of digital circuits, while maintaining low complexity of logic design. The method is suitable for design of fast, low power circuits, using reduced number of transistor (as compared to CMOS technique).



**Figure 4:** Basic Modified GDI Cell

The Modified-GDI [Mod-GDI] cell contains a low-voltage terminal SP configured to be connected to a high constant voltage (i.e. supply voltage) and a high-voltage terminal SN configured to be connected to a low constant voltage (i.e. Ground). By doing this, the proposed Mod-GDI cell is completely compatible for implementation in a standard CMOS process of fabrication, where bulks of all PMOS transistors are connected to VDD and bulks of all NMOS transistors are connected to GND.



**Figure 5:** Proposed Block Of Phase Detector

The proposed phase detector incorporating a auxiliary charge pump is shown Fig. 5. After the core DLL is locked, the auxiliary charge pump begins its operation. The auxiliary charge pump is a simple charge pump that can generate two control voltages,  $V_{c1}$  and  $V_{c2}$ , using internal UP and DN pulses. Delay mismatch calibration should begin after the core DLL is locked so that the timing error comparator can detect the exact amount of phase error to be calibrated. If the self-calibration circuit operates before the core DLL is locked, the calibration may go in the wrong direction, which would necessitate a lock detection circuit. Static phase offset compensation also needs to be started after locking to detect and adjust the phase error correctly. proposed lock detector measures the delay between the two clocks,  $Ab_0$  and  $Ab_{16}$ , from the VCDL. If the measured delay is smaller than the predetermined delay, the lock detector activates both the delay mismatch calibration and the static phase offset compensation, respectively. Since the timing comparators and the auxiliary charge pump operate only after the core DLL is locked, the initial calibration error and additional power dissipation can be avoided.




Figure 6: Lock Detector

Finally the architecture of DLL based self calibrated clock generator was implemented in a 0.18 $\mu$ m CMOS process. And these advantages of improve the jitter performance, occupy small area, and low power dissipation.

#### 4. Results

The results produced shown that the method is an efficient one. The self calibrated clock generator is produced and is shown in figure.no.8




Figure 7: Proposed Self Calibrated Clock Generator

The proposed modified GDI Techniques consumes less power and reduced propagation delay for low power design

of combinatorial digital circuits with minimum number of transistors. The output is shown in fig.no.7




Figure 8: Modified GDI Phase Detector Output

The results are tabulated and shown in table no.1

Table 1: Comparison of Existing and Proposed Design

Designs	Transistor counts	Delay	Power
Existing design	344	6.45235e-010	1.05e-001 watts
Proposed design	292	4.69112e-010	2.65e-002 watts

#### 5. Simulation Results

The simulating results for self calibrated clock generator power and transistor counts are shown in figure 9,10,11, and 12 respectively.




Figure 9: Existing Self Calibrated Clock Generator Power Output.

```

Device and node counts:
MOSFETs - 344      MOSFET geometries - 16
BJTs - 0           JFETs - 0
MESFETs - 0       Diodes - 0
Capacitors - 0    Resistors - 0
Inductors - 0     Mutual inductors - 0
Transmission lines - 0  Coupled transmission lines - 0
Voltage sources - 3   Current sources - 0
VCVS - 0          VCCS - 0
CCVS - 0          CCCS - 0
V-control switch - 0 I-control switch - 0
Macro devices - 0   Verilog-A devices - 0
Subcircuits - 0    Subcircuit instances - 62
Model Definitions - 2  Computed Models - 2
Independent nodes - 194  Boundary nodes - 4
Total nodes - 198
    
```

**Figure 10:** Existing Self Calibrated Clock Generator Transistor Output

```

Power Results
Total Power from time 0 to 1e-006
Average power consumed -> 2.652720e-002 watts
Max power 7.613137e-002 at time 7.23314e-010
Min power 0.000000e+000 at time 0
    
```

**Figure 11:** Proposed Self Calibrated Clock Generator Power Output

```

Device and node counts:
MOSFETs - 292      MOSFET geometries - 16
BJTs - 0           JFETs - 0
MESFETs - 0       Diodes - 0
Capacitors - 0    Resistors - 0
Inductors - 0     Mutual inductors - 0
Transmission lines - 0  Coupled transmission lines - 0
Voltage sources - 3   Current sources - 0
VCVS - 0          VCCS - 0
CCVS - 0          CCCS - 0
V-control switch - 0 I-control switch - 0
Macro devices - 0   Verilog-A devices - 0
Subcircuits - 0    Subcircuit instances - 54
Model Definitions - 2  Computed Models - 2
Independent nodes - 167  Boundary nodes - 4
Total nodes - 171
    
```

**Figure 12:** Proposed Self Calibrated Clock Generator Transistor Output

- System-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling”- Nov. 2002.
- [2] H.-H. Chang, J.-Y. Chang, C.-Y. Kuo, and S.-I. Liu, “A 0.77–2-GHz self-calibrated multiphase delay-locked loop,”-May 2006.
  - [3] J. Koo, S. Ok, and C. Kim, “A low-power programmable DLL-based clock generator with wide-range antiharmonic lock,”-January 2009.
  - [4] S. Ok, K. Chung, J. Koo, and C. Kim, “An antiharmonic, programmable, DLL-based frequency multiplier for dynamic frequency scaling,”
  - [5] K. Ryu, D. H. Jung, and S.-O. Jung, “A DLL based clock generator for low-power mobile SoCs,”-August 2010
  - [6] K. Ryu, D. H. Jung, and S.-O. Jung, “A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator,”-september 2012.
  - [7] S. Paek, W. Shin, J. Lee, H.-E. Kim, J.-S. Park, and L.-S. Kim, “Hybrid temperature sensor network for area-efficient on-chip thermal map sensing,” Feb. 2015.
  - [8] K. Nehru, M. Ramesh Babu and J. Sravana, “Performance analysis of low power and high speed 16-Bit CRC Generator using GDI technique”,January-2016.
  - [9] D. S. Rashmi, R. Sadiya Rukhsar and H. R. Shilpa, “Modeling of adders using CMOS and GDI logic for multiplier applications: A VLSI based approach”,March – 2016
  - [10] Meenu Pareek and Manish Singhal, “Low power high speed area efficient Error Tolerant Adder using gate diffusion input method“, February-2016.
  - [11] Neeraj Jatav and Ayushi Marwah, “Implementation of arithmetic logic unit using GDI technique”-March 2016.
  - [12] Amit Rajawat and Ayshi Marwah, “GDI implementation of low power modified booth multiplier”- March 2016.

## 6. Conclusion

The proposed self-calibrated DLL-based clock generator occupies the smallest active area among those with a self-calibration circuit and exhibits excellent jitter performance.. The clock generator can produce an output clock that varies its frequency according to the workload of the EISC processor. The DLL based self calibrated clock generator in phase detector and lock detector by using modified GDI technique. These technique are used to reduce power, area, delay for the circuits. The proposed DLL based clock generator is implemented in a 0.18µm CMOS technology and the measured power consumption to frequency ratio is only 2.9 mw/mhz. so it can be used in portable mobile applications and microprocessors.

## References

- [1] K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, I. K. Ishii, “A 32-bit PowerPC