Efficient Fault Detection Majority Logic Correction with in Memory with Difference-Set Codes

N. V. P. Naidu Babu¹, P. M. Francis², B. Prasad Kumar³

¹M.Tech, GITAS College, Bibbili, A. P, India

²Department of ECE, Head of Department, Assistant Professor, GITAS, College, Bobbili, A. P, India

³Department of ECE, Assistant Professor, GITAS, College, Bobbili, A. P, India

Abstract: Now a-days on soc applications the major problem is with the on chip memory to be faster and we require without any error correction and disrupt the altering digital circuit are becoming the major concern for memory application. This paper presents an errordetection method for difference-set cyclic codes with majority logic decoding. To correct a large no of correction Majority logic decodable codes are suitable for memory applications. However, they require a large decoding time that impacts memory performance. The proposed fault-detection method significantly reduces memory access time when there is no error in the data read. The technique uses the majority logic decoder itself to detect failures, which makes the area overhead minimal and keeps the extra power consumption low.

Keywords: Block codes, difference-set, error correction codes (ECCs), low-density parity check (LDPC), majority logic, memory.

1. Introduction

The impact of technology scaling smaller dimensions, higher integration densities, and lower operating voltages has come to a lev el that reliability of memories is put into jeopardy, not only in e xtreme radiation environments like spacec raft and avi onics electronics, but also at normal terrestrial environments [1], [2]. Es pecially, SRAM memory failure rates are incre asing si gnificantly, therefore p osing a major reliability concern for many ap plications. Some commonly used mitigation techniques are:

- Triple Modular Redundancy (TMR);
- Error Correction Codes (ECCs).

TMR is a special case of the von Neumann m ethod [3] consisting of three versions of the design in parallel, with a majority vot er sel ecting the correct o utput. As t he method suggests, the complexity overhead would be three times plus the complexity of the majority voter and thus increasing the power consumption. For memories, it tu rned out that ECC codes are the best way to mitigate memory soft errors [2]. For terrestrial rad iation environments where there is a lo w soft error rate (SER), codes like single error correction and double error detection (SEC-DED), are a good solution, due to their low encoding and decoding complexity. However, as a consequence of augmenting integration densities, there is an increase in the number of soft errors, which produces the need for h igher error correction cap abilities [4], [5]. The usual multi error co rrection codes, such as Reed-Solomon (RS) or B ose C haudhuri Hoc quenghem (B CH) a re not suitable for this task. The reason for this is that they use more sophisticated dec oding algorit hms, like com plex algebraic (e. g., fl oating point o perations or 1 ogarithms) decoders that can decode in fixed time, and simple grap h decoders, t hat u se iterati ve algorith ms (e.g ., belief propagation). B oth are ve ry com plex and inc rease the requirements of higher error correction cap ability and low dec oding com plexity, cyclic bl ock code s ha ve b een identified as good candidates, due to their property of being majority logic (ML) decodable [7], [8]. A sub group of the low-density parity check (L DPC) c odes, which belongs to the family of the ML decoda ble codes, has been researched in [9]–[11]. In this paper, we will focus on one specific type of LDPC codes, n amely the d ifference-set cyclic co des (DSCCs), which is wid ely u sed in the Jap anese tele-tex t system or FM multiplex b roadcasting syste ms [1 2]–[14]. The main reason for using ML decoding is that it is v ery simple to implement and thus it is very practical and has low complexity. The drawback of ML decoding is that, for a coded word of -bits, it takes cycles in the decoding process, posing a big impact on system performance [6]. One way of coping with this p roblem is t o implement parallel en coders and decoders. This solution would enormously increase the complexity and, therefore, the power consumption. As most of the memory read ing accesses will h ave no errors, the decoder is most of the time working for no reason. This has motivated the use of a fault detector module [11] that checks if t he co deword c ontains a n er ror a nd t hen t riggers t he correction m echanism accordingly. In this case, only the faulty code words need correction, and therefore the average read memory access is speeded up, at the expense of a n increase in hardware cost and power consumption. A similar proposal has been presented in [15] for the case of flash memories. The si mplest way to implement a fau lt detector for an ECC is by calculating the syndrome, but this generally im plies ad ding a nother very c omplex functional unit. This paper explores the idea of using the ML d ecoder circuitry as a fau lt d etector so t hat rea d operati ons are accelerated with al most no additional hardwa re cost. The results show that the properties of DSCC-LDPC en able efficient fa ult det ection. T he rem ainder of t his pa per i s organized as fol lows. Sect ion I I gi ves an o verview of

computational costs [6]. A mong the ECC codes t hat meet

www.ijser.in ISSN (Online): 2347-3878 Volume 1 Issue 1, September 2013

existing ML decoding so lutions; Section III presen ts the novel M L det ector/decoder (MLDD) using di fference-set cyclic codes; Section IV discusses the results ob tained for the different versions in respect to effective ness, performance, and a rea and power consumption. Finally, Section V discusses conclusions and gives an outlook onto future work.



Figure 1: Memory system schematic with MLD

2. Existent Majority Logic Decoding (MLD) Solutions

MLD is based on a number of parity check equations which are orthogonal to each othe r, so that, at each iteration, eac h codeword bit only participates in one parity check equation, except the very first bit which contributes to all eq uations. For t his reason, the m ajority result of t hese p arity check equations decide t he c orrectness of t he cu rrent bit un der decoding. M LD was fi rst m entioned in [7] for t he R eed– Müller codes. Then, it was ex tended and generalized in [8] for all t ypes of sy stematic l inear block co des t hat can b e totally orthogonalized on each codeword bit.

A generic schematic of a memory system is depicted in Fig. 1 for the usage of an ML d ecoder. Initially, the data words are encode d and the n store d in the memory. W hen the memory is read, the co deword is then fed through the ML decoder before sent to the output for further processing. In this decoding process, the d ata word is corrected from all bit-flips that it might have suffered while being stored in the memory. There are two ways for implementing this type of decoder. T he first one is called the Type-IML decoder. which determines, upo n XOR co mbinations of the syndrome, which bits need to be corrected [6]. The second one is the Type-II ML decoder that calculates directly out of the cod eword b its th e in formation of correctne ss of the current bit under decoding [6]. Both are quite si milar but when it comes to implementation, the Type-II uses less area, as it does not calculate the syndrome as an intermediate step. Therefore, this paper focuses only on this one.

2.1 Plain ML Decoder

As described bef ore, t he ML dec oder is a si mple and powerful dec oder, capa ble o f cor recting multiple random bit-flips depending on the number of parity check equations. It consists of four parts: 1) a cyclic shift register; 2) an XOR matrix; 3) a majority gate; and 4) an XOR for correcting the codeword bit u nder decod ing, as illu strated in Fig. 2. The input sig nal is in itially sto red in to the cyclic shift register and shifted through all the taps. The intermediate values in each tap are then used $\{Bj\}$ to calculate the results of the check sum equations from the XOR matrix. In the N cycle, the result has reached the final tap, producing the output signal Y (which is the decoded version of input x). As stated before, x input might correspond to wrong data corrupted by a so ft er ror. To handle t his si tuation, t he dec oder would behave as fo llows. After the in itial step, in which the codeword is lo aded in to t he cyclic sh ift reg ister, the decoding start s by calculating the parity check equations hardwired in the XOR m atrix. The resulting sums $\{B_i\}$ are then fo rwarded to the m ajority g ate for ev aluating its correctness. If the number of 1's received in is greater than the number of 0's that would mean that the current bit under decoding is wrong and a sign al to c orrect it would be triggered. Ot herwise, the b it under dec oding would b e correct and no extra operations would be needed on it.In the next step, the content of the registers a re rot ated and the above procedure is rep eated until all N codeword bits have been p rocessed. Fi nally, t he pari ty chec k sums should be zero if the c odeword has been correctly decode d. Furt her details on how this algorithm works can be found in [6]. The whole algorithm is depicted in Fig. 3. The previous algorithm needs as many cycles as the number of bits in the i nput signal, which is also the number of t aps of, N, i n the decoder. This is a big impact on the performance of the system, depending on the size of the code. For example, for a codeword of 73 bits, the decoding would take 73 cy cles, which would be excessive for most applications.

2.2 Plain MLD with Syndrome Fault Detector (SFD)

In order to improve the decoder performance, al ternative designs m ay be u sed. One p ossibility is to ad d a fault detector by calculating the syndrome, so t hat only faul ty codewords are decoded [11]. Since most of the codewords will be error-free, no further correction will be needed, and therefore p erformance will not b e affected. Althou gh th e implementation of an SFD reduces the a verage latency of the decoding process, it also adds complexity to the design (see Fig. 4). T he SFD is an XOR matrix that calculates the syndrome based on the parity check matrix. Each parity bit results in a syndrome equation. Therefore, the complexity of the syndrome calculator increases with the size of the code. A fau lty co deword is d etected wh en at least o ne of th e syndrome b its is "1 ." Th is trig gers the MLD to start th e decoding, as explained before. On the other hand, if the codeword is error-free, it is fo rwarded directly to the output, thus sa ving the correction cycles. In this way, the performance is i mproved in ex change of an add itional module in the memory system: a matrix of XOR gates to resolve the parity check matrix, where each check bit results into a synd rome equation. This fin ally results in a quit e complex m odule, with a large am ount of a dditional hardware and power consumption in the system.

3. Proposed Ml Detector/Decoder

This section presents a modified version of the ML decoder that improves the designs presented before. Starting from the original design of t he ML decoder i ntroduced i n [8], t he proposed M L det ector/decoder (M LDD) has been implemented using the difference-set cyclic codes (DSCCs) www.ijser.in ISSN (Online): 2347-3878 Volume 1 Issue 1, September 2013

[16]–[19]. This code is part of the LDPC codes, and, based on their attributes, they have the following properties:

- Ability to correct large number of errors;
- Sparse enc oding, decoding an d c hecking ci rcuits synthesizable into simple hardware;
- Modular enc oder an d dec oder bl ocks t hat al low a n efficient hardware implementation;
- Systematic c ode stru cture for clean p artition of information and code bits in the memory



Figure 2: Momory system schemties for ML decoder with SFD

An important thing about the DSCC is that its syste matical distribution al lows t he M L dec oder t o pe rform err or detection in a simple way, using parity check sums (see [6] for m ore d etails). H owever, w hen multiple erro rs accumulate in a single wo rd, this mechanism may misbehave, as explained in the following. In the simplest error situation, when there is a bit-fli p in a codeword, the corresponding p arity ch eck sum will b e "1," as shown in Fig. 5(a). This figure shows a bit-flip affecting bit 42 of a codeword N= 73 with length and the related check sum that produces a "1." Howe ver, in the cas e of Fig. 5(b), the codeword is affected by two b it-flips in bit 42 and bit 25. which participate in the same parity check equation. So, the check sum is zero as the parity does not change. Finally, in Fig. 5(c), there are three bit-flips which again are detected by the c heck sum (with a "1"). As a conclusion of these examples, an y num ber o f od d bitflips can be directly detected, producing a "1" in the c orresponding ^Bj. Th e problem is in those cases with



Figure 3: single check equation of a N = ML73 decoder a) one bit flip b) two bit flip c) three bit flip

An ev en numbers of bit-flips, where t he parity ch eck equation would not detect the error. In this situation, the use

of a simple error detector based on parity check sums does not seem feasible, since it can not h andle "false n egatives" (wrong d at that is n ot d etected). However, the alternative would be to derive all data to the decoding process (i.e., to decode every single word that is read in order to c heck its correctness), as explained in previous sections, with a large performance over head. Since performance is important for most applications, we have chosen an intermediate solution, which provides a good reliability with a small delay penalty for scenarios where up to five bit-flips may be expected (the impact of situ ations with more than five bit-flips will be analyzed in Section IV-A). This proposal is one of the main contributions of this paper, and it is based on the following hypothesis: Gi ven a word read from a memory protected with DSCC codes, and affected by up to five bit-flips, all errors can be detected in only three decoding cycles. This is a huge improvement over the simpler case, where decoding cycles are needed to gua rantee that errors are detected. The proof of th is h ypothesis is v ery co mplex from the mathematical point of view. Therefore, two alternatives have been used in order to prove it, which are given here.

• Through simulation, in which exhaustive experiments have been conducte d, t o effective ly v erify th at the hypothesis applies (see Section IV).



Figure 4: Proposed MLDD schematic 1) control unit 2) tri state buffer

• Through a simplified mathematical proof for the particular case of two bit-flips affecting a single word (see Appendix). For simplicity, and since it is convenient to first describe the chosen design, let us assume that the hypothesis is true and that only three cycles are needed to detect all errors affecting up to fi ve b its (th is will b e confirmed in Section IV). In general, the decoding algorithm is still the same as the one in the plain ML decoder version. The difference is that, instead of decoding all codew ord bits by p rocessing the ML decoding d uring cy cles, the pr oposed method st ops intermediately in the third cycle, as illustrated in Fig. 6.

International Journal of Scientific Engineering and Research (IJSER)

www.ijser.in ISSN (Online): 2347-3878 Volume 1 Issue 1, September 2013



Figure 5: flowchart of MLDD algorithm

tristate buffers. The output tristate buffers are always in high impedance unless the control unit sends the finish signal so that the current values of the shift register are forwarded to the output. The control schematic is illustrated in Fig. 8. The control unit manages the detection process. It uses a counter that counts up to three, which distinguishes the first three iterations of the ML decoding. In these first three iterations, the control unit evaluates the by combining them with the OR1 function. This value is fed in to a th ree-stage shift register, which holds the results of the last three cycles. In the third cycle, the OR 2 gat e evaluates the content of the detection register. When the result is "0," the FSM sends out the finish signal indicating that the processed word is errorfree. In the other case, if the result is "1," the ML decoding process run s u ntil th e e nd. Th is clearly p rovides a performance improvement respect to the traditional method. Most of the words would only take three cycles (five, if we consider the other two for input/output) and only those with errors (which should be a m inority) would need to perform the whole decoding process. More information about performance details will b e provided in the next sections. The one in Figure 1, add ing the control logic in the MLDD module.



Figure 6: the proposed MLDD memory design

4. Results

The e xperimental res ults to m easure t he effectiveness, performance and area of the proposed tech nique will be presented.

4.1 Effectiveness

Here, the hypothesis that any error pattern affecting up to five bits in a word can be detected in just three cycles of the decoding process will b e v erified. Additionally, th e detection of errors affecting a larger number of bits is also briefly di scussed. As st ated i n p revious sections, a n odd number of errors will not pose any problem to a trad itional parity check detector, but an even number will. Therefore, this is the scenario that has been studied. Several word widths have been considered in order to per form the experiments. The details are shown in Table I, where, for each size, the num ber of data and pa rity bits are stated. Given a size, all combinations of two and four bit-flips on a word have be en cal culated, i n order t o study al l of t he possible cases. The num ber of combinations can be see n in Table I f or different values of wi th double and q uadruple errors.

Table 1: Data word length				
Ν	Data bits	Parity bits		
73 48		35		
273 19	1	82		
1057 83	3	244		

As expected, increasing the code leng th im plies an exponential gr owth of the num ber of combinations, and therefore, of th e computational time. An important final comment is that the area ov erhead of the MLDD actuall y *decreases* with respect to the plain MLD version. For large values of, both areas are practically the same. The reason for this is that th e error detector in t he MLDD has been designed to be independent of the size code. The opposite situation o ccurs, with the SFD techn ique, wh ich u ses syndrome calcul ation t o perform error det ection: i ts complexity grows quickly when the code size increases. One of the problems to make the MLDD module independent of

ISSN (Online): 2347-3878 Volume 1 Issue 1, September 2013

has been the mapping of the in termediate delay line values to the output signals. The reason is that this module behaves in t wo di fferent way s depending if the processed w ord is erroneous or correct. If it is correct, its output is driven after the third cycle, what m eans that the word has been shifted three positions in the line register.

				4,(
Name	Value	3,999,995 ps 3,999,996 ps 3,999,997 ps 3,999,998 ps 3	,999,999 ps	4,1
l <mark>y</mark> dk	1			
🕨 📑 data_in[127:0]	00000000000	000000000000000000000000000000000000000	000000000000	
🕨 📑 key[127:0]	00000000000	000000000000000000000000000000000000000	000000000000)	
aes_decout[12]	00000000000	000000000000000000000000000000000000000	000000000000	
🕨 🎆 zz0[31:0]	222222222222			
🕨 💑 zz1[31:0]	222222222222	222222222222222222222222222222222222222		
▶ 🍓 zz2[31:0]	222222222222	111111111111111111111111111111111111111		
▶ 👹 zz3[31:0]	2222222222222			
🕨 😽 zz4[31:0]	****	200000000000000000000000000000000000000		
▶ 號 zz5[31:0]	XXXXXXXXXXX	200000000000000000000000000000000000000		
🕨 💑 zz6[31:0]	XXXXXXXXXXX	200000000000000000000000000000000000000		
🕨 🏹 zz7[31:0]	XXXXXXXXXXX	200000000000000000000000000000000000000		
🕨 💑 zz8[31:0]	XXXXXXXXXXX	200000000000000000000000000000000000000		

Figure 7: the error identification of data



Figure 8: Describe the adjustment of the error and data retrieve

If it is wrong, the word has to be fully decoded, what implies being shifted positions. So, both scenarios end up with the output values at different positions of the shift register. Then some kind of multiplexing logic would be needed to reorder the bits before mapping them to the output. Ho wever, the area of this logic would grow with linearly. In order to avoid this, it has been decided to make three extra shift movements in the case of a wrong word, in order to align its b its with those of a correct word. After this, the output b its are coherent in all situ ations, not n eeding multiplexing logic. The penalty for th is solution is three extra cycles to decode words with errors, which usually has a negligible impact on performance

5. Conclusion

In this paper, a fault-detection mechanism, MLDD, has been presented bas ed o n M L decoding using t he DSCCs. Exhaustive si mulation test results show th at the p roposed technique is able to detect any pattern of up to five bit-flips in the first t hree cycles of the dec oding pr ocess. This improves the performance of the design with respect t o the traditional M LD approach. On the other hand, the M LDD error d etector module has b een desi gned i n a way that i s independent of the code size.

References

- [1] C. W. Slayman, "Cac he and memory error detection, correction, a nd reduction t echniques for t errestrial servers and workstations," *IEEE Trans. Device Mater. Reliabil.*, vol. 5, no. 3, pp. 397–404, Sep. 2005.
- [2] R. C. Bau mann, "Rad iation-induced s off errors in advanced sem iconductor t echnologies," *IEEE Trans. Device Mater. Reliabil.*, v ol. 5, no. 3, p p. 301–316, Sep. 2005.
- [3] J. von Neumann, "Probabilistic logics and synthesis of reliable or ganisms from unreliable co mponents," *Automata Studies*, pp. 43–98, 1956.
- [4] M. A. Bajura *et al.*, "Models and algorithmic limits for an EC C-based ap proach t o har dening sub -100-nm SRAMs," *IEEE Trans. Nucl. Sci.*,vol. 54, no. 4, pp. 935–945, Aug. 2007.
- [5] R. Naseer and J. Draper, "DEC ECC design to improve memory reliab ility in su b-100 nm technologies," in *Proc. IEEE ICECS*, 2008, pp.586–589.
- [6] S. Lin and D. J. Costello, *Error Control Coding*, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2004.
- [7] S. Reed, "A class of m ultiple-error-correcting code s and the decoding scheme," *IRE Trans. Inf. Theory*, vol. IT-4, pp. 38–49, 1954.
- [8] J. L. Massey, *Threshold Decoding*. Cambridge, MA: MIT Press, 1963.
- [9] S. Ghosh and P. D. Lincoln, "Low-density parity check codes for error correction i n nanoscale memory," SRI Comput. Sci. Lab. Tech. Rep. CSL-0703, 2007.
- [10] B. Vasi c a nd S. K . C hilappagari, "A n information theoretical fra mework for analysis and design of nanoscale f ault-tolerant m emories based on 1 owdensity pari ty-check c odes," *IEEE Trans. Circuits Syst.I, Reg. Papers*, v ol. 54, no. 11, p p. 2438–2446, Nov. 2007.
- [11] H. Naeimi and A. DeHon, "Fault secure e ncoder and decoder for Nano Memory applications," *IEEE Trans. Very Large Scale Integr.(VLSI) Syst.*, vol. 17, no. 4, pp. 473–486, Apr. 2009.