# Design of Self Calibrated DLL Based Clock Generator Using Modified GDI Technique

## C. Naveena<sup>1</sup>, S. Purushothaman<sup>2</sup>

<sup>1</sup>Student (M.E VLSI Design), Department of Electronics and Communication Engineering

<sup>2</sup>Assitant Professor, Department of Electronics and Communication Engineering

Abstract: This paper describes a low-jitter delay-locked loop (DLL)-based clock generator for dynamic frequency scaling in the extendable instruction set computing (EISC) processor. The DLL-based clock generator provides the system clock with frequencies of the reference clock, according to the workload of the EISC processor. The proposed self-calibration method and a phase detector with an auxiliary charge pump can effectively reduce the delay mismatch between delay cells in the voltage-controlled delay line and the static phase offset due to the current mismatch in the charge pump, respectively. The self-calibrated output waveform exhibits 9.7 ps of RMS jitter and 73.7 ps of peak-to-peak jitter at 120 MHz. The prototype clock generator implemented in CMOS process occupies an active area of 0.25 µm and consumes power.

Keywords: Calibration, dynamic frequency scaling (DFS), delay-locked loop (DLL), extendable instruction set computing (EISC).

## 1. Introduction

The clock generator is generally implemented using a phaselocked loop (PLL) to easily change the output clock frequency. However, PLLs have several weaknesses such as the difficulty of design, high-cost loop filters, and jitter accumulation. Delay-locked loops (DLLs) are a good substitute for PLLs, because they resolve the PLL weaknesses; however, because a DLL uses a delay line instead of an oscillator, its output clock frequency is always the same as its input clock frequency. Therefore, a DLL alone cannot be used as a clock generator.

The extendable instruction set computing (EISC) processor has been used for several portable multimedia applications and Handheld applications usually use a battery as the power source, which stores a limited amount of energy. The limited amount of energy introduces the problem of power constraints. Hence, portable applications should be designed to consume less power to extend the lifetime of the battery.

A dynamic voltage and frequency scaling (DVFS) scheme can support the realization of an energy-efficient embedded processor. Similarly, according to the workload of the EISC processor, a DC-DC buck converter and a delay-locked loop (DLL)-based clock generator can change the supply voltage and the system clock frequency, respectively. By doing so, the EISC processor can be managed to consume energy efficiently. However, embedded processors for mobile applications tend to be exposed to various harsh environments. Especially, supply voltage fluctuations and timing uncertainties caused by process, voltage, and temperature (PVT) variations can significantly degrade the performance of the processor. Thus, the susceptibility of the clock generator to external noises and on-chip variations must be addressed to achieve high performance.

To solve the problem of the previous phase detector and lock detector, a modified GDI based a lock detector is proposed to minimize unnecessary power dissipation. In this paper we proposed a self calibrated clock generator by using modified GDI technique. These technique used to reduce the transistor counts, power dissipation, propogation delay and layout area.

## 2. Existing Work

The clock generator uses a DLL employing an edgecombining type of frequency multiplication scheme. Since the edge-combiner- based clock generator uses multiphase clocks from the voltage-controlled delay line (VCDL) to produce the output, the delay between the each delay cell in the VCDL should be made equal to achieve an accurate output frequency. However, the PVT variations and device mismatch can cause a delay mismatch in the VCDL, which leads to poor jitter performance of the output clock. Current mismatch in the charge pump results in a static phase offset, which also deteriorates the performance of the clock generator. To reduce the influence of such on-chip variability, novel circuit techniques have been required



Figure 1: Self Calibrated DLL Based Clock Generator

The entire architecture of the DLL-based clock generator is shown above Fig.1. To take advantage of the fully differential VCDL, a single-to-differential converter (S2D) converts the reference clock into a differential clock. The core DLL was produces 16 pairs of multiphase clocks, which are used for frequency multiplication. The multiphase clocks from the VCDL pass through a self-calibration is consisting of a timing error comparator and a delay calibration buffer.

Volume 5 Issue 3, March 2017 <u>www.ijser.in</u> Licensed Under Creative Commons Attribution CC BY The lock detector can discern the moment that two input clock edges to the PD are brought into very close alignment. To avoid excessive power consumption, the lock detector enables the delay mismatch calibration and the static phase offset compensation after the core DLL acquires lock. The clock generator uses a 15 MHz clock as the reference clock and gives the EISC processor has a 30MHz clock as the nominal system clock with frequency multiplication of two.

The self-calibration loop consists of a delay calibration buffer and a timing error comparator. The delay calibration buffer consists of 16 separate delay calibration buffer cells shown in Fig. 2 and receives multiphase clocks from the VCDL. Each delay calibration buffer cell consists of a twostage delay cell with small delay coverage. The schematic of the proposed timing error comparator is shown in Fig. 3(a). Each timing error comparator cell compares three consecutive multiphase clocks from the delay calibration buffer. The timing diagram of the delay calibration buffer is shown in Fig. 3(b). The timing error comparator compares the relative pulse widths of *cal-dn* and *cl-up*, which are the signals indicating the phase difference between adjacent multiphase clocks. Then, it periodically charges or discharges the capacitor, (2.5 pF) according to the pulse widths of *cl-up* and *cl-dn*.



Figure 2: Delay calibration buffer cell



Figure 3: (a) Timing error comparator cell and (b) timing diagram of delay buffer output.

The self calibrated clock generator has more number of transistor counts implement to the lock detector and phase detector. So these disadvantages of poor jitter performance ,occupies large area and low power dissipation.

# 3. Proposed System

A proposed delay-locked loop (DLL)-based self calibrated clock generator can change the supply voltage and the system clock frequency, respectively. By doing So, the EISC processor can be used to consume energy efficiently. However, embedded processors for mobile applications tends to be exposed to various harsh environments. Especially, supply voltage fluctuations and timing reservations caused by process, voltage, and temperature (PVT) variations can significantly degrade the performance of the processor. Thus, the susceptibility of the clock generator to external noise and on-chip variations must be addressed to achieve high performance.

Depending on the thermometer code from the EISC processor, the frequency multiplier selects and merges short pulses that are generated with the calibrated multiphase clocks. The merged short pulses create a scaled system clock of a desired frequency with a 50% duty cycle through a toggled-pulsed latch. Since multiphase clocks are used for frequency multiplication, an anti-harmonic lock circuit is adopted to prevent the core DLL from locking at more than one reference clock cycle. Without an anti-harmonic lock circuit, the frequency multiplication ratio can be incorrect and can bring about the total failure of clock synthesis. A phase detector (PD) with an auxiliary charge pump reduces the static phase offset, which can cause a spur in the output clock.

The proposed phase detector and lock detector by using modified GDI (gate diffusion input) technique. This technique allows reduce power consumption, delay and area of digital circuits, while maintaining low complexity of logic design. The method is suitable for design of fast, low power circuits, using reduced number of transistor (as compared to CMOS technique).



The Modified-GDI [Mod-GDI] cell contains a low-voltage terminal SP configured to be connected to a high constant voltage (i.e. supply voltage) and a high-voltage terminal SN configured to be connected to a low constant voltage (i.e. Ground). By doing this, the proposed Mod-GDI cell is completely compatible for implementation in a standard CMOS process of fabrication, where bulks of all PMOS transistors are connected to VDD and bulks of all NMOS transistors are connected to GND.



Figure 5: Proposed Block Of Phase Detector

Volume 5 Issue 3, March 2017 <u>www.ijser.in</u> Licensed Under Creative Commons Attribution CC BY

#### International Journal of Scientific Engineering and Research (IJSER) ISSN (Online): 2347-3878 Index Copernicus Value (2015): 62.86 | Impact Factor (2015): 3.791

The proposed phase detector incorporating a auxiliary charge pump is shown Fig. 5. After the core DLL is locked, the auxiliary charge pump begins it is operation. The auxiliary charge pump is a simple charge pump that can be generate two control voltages, Vc1 and Vc2, using internal UP and DN pulses. Delay mismatch calibration should begin after the core DLL is locked so that the timing error comparator can detect the exact amount of phase error to be calibrated. If the self-calibration circuit operates before the core DLL is locked, the calibration may go in the wrong direction, which would necessitate a lock detection circuit. Static phase offset compensation also needs to be started after locking to detect and adjust the phase error correctly. proposed lock detector measures the delay between the two clocks,  $Ab_0 \mbox{ and } Ab_{16}$  , from the VCDL. If the measured delay is smaller than the predetermined delay, , the lock detector activates both the delay mismatch calibration and the static phase offset compensation, respectively. Since the timing comparators and the auxiliary charge pump operate only after the core DLL is locked, the initial calibration error and additional power dissipation can be avoided.



Finally the architecture of DLL based self calibrated clock generator was implemented in a 0.18µm CMOS process. And these advantages of improve the jitter performance, occupy small area, and low power dissipation.

## 4. Results

The results produced shown that the method is an efficient one. The self calibrated clock generator is produced and is shown in figure.no.8



Figure 7: Proposed Self Caclibrated Clock Generator

The proposed modified GDI Techniques consumes less power and reduced propagation delay for low power design of combinatorial digital circuits with minimum number of transistors. The output is shown in fig.no.7



Figure 8: Modified GDI Phase Detector Output

The results are tabulated and shown in table no.1

Table 1: Compariso	on of Existing and Pro	posed Design
--------------------	------------------------	--------------

Designs	Transistor	Delay	Power		
	counts				
Existing design	344	6.45235e-010	1.05e-001 watts		
Proposed design	292	4.69112e-010	2.65e-002 watts		

# 5. Simulation Results

The simulating results for self calibrated clock generator power and transistor counts are shown in figure 9,10,11, and 12 respectively.

Powe	er i	Re	su	lt	3												
Tota	1	Po	we	r	fı	0.5	ţ	in	e	0	to		le-	00	)6		
Aves	cag	e	po	we	r	co	ns	un	ed		->	1	.05	76	53	7e-001	watts
Max	po	we	r	1.	11	07	93	e-	00	1	at		tim	ė	1	.14039	e-009
Min	po	we	r	0.	00	00	00	e+	00	0	at	1	tim	e	0		

Figure 9: Existing Self Calibrated Clock Generator Power Output.

evice and node counts:	
MOSFETs - 344	MOSFET geometries - 16
BJTs - 0	JFETs - 0
MESFETs - 0	Diodes - 0
Capacitors - 0	Resistors - 0
Inductors - 0	Mutual inductors - 0
Transmission lines - 0	Coupled transmission lines - 0
Voltage sources - 3	Current sources - 0
VCVS - 0	VCCS - 0
CCVS - 0	CCCS - 0
V-control switch - 0	I-control switch - 0
Macro devices - 0	Verilog-A devices - 0
Subcircuits - 0	Subcircuit instances - 62
Model Definitions - 2	Computed Models - 2
Independent nodes - 194	Boundary nodes - 4
Total nodes - 198	

Figure 10: Existing Self Calibrated Clock Generator Transistor Output

Power	Rest	lts							
Total	Powe	r f	100	time	0 to	1e-0	06		
Avera	ige po	wer	COI	sumed	->	2.652	720	e-002	Watts
Max p	ower	7.6	1313	37e-00	2 at	time	7.	23314	e-010
Min p	ower	0.0	0000	00e+00	)0 at	time	0		

Figure 11: Proposed Self Calibrated Clock Generator Power Output

Device and node counts:	
MOSFETs - 292	MOSFET geometries - 16
BJTs - 0	JFETs - 0
MESFETs - 0	Diodes - 0
Capacitors - 0	Resistors - 0
Inductors - 0	Mutual inductors - 0
Transmission lines - 0	Coupled transmission lines - 0
Voltage sources - 3	Current sources - 0
VCVS - 0	VCCS - 0
CCVS - 0	CCCS - 0
V-control switch - 0	I-control switch - 0
Macro devices - 0	Verilog-A devices - 0
Subcircuits - 0	Subcircuit instances - 54
Model Definitions - 2	Computed Models - 2
Independent nodes - 167	Boundary nodes - 4
Total nodes - 171	

Figure 12; Proposed Self Calibrated Clock Generator Transistor Output

## 6. Conclusion

The proposed self-calibrated DLL-based clock generator occupies the smallest active area among those with a self-calibration circuit and exhibits excellent jitter performance.. The clock generator can produce an output clock that varies its frequency according to the workload of the EISC processor. The DLL based self calibrated clock generator in phase detector and lock detector by using modified GDI technique. These technique are used to reduce power, area, delay for the circuits. The proposed DLL based clock generator is implemented in a 0.18µm CMOS technology and the measured power consumption to frequency ratio is only 2.9 mw/mhz. so it can be used in portable mobile applications and microprocessors.

# References

 K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, I. K. Ishii, "A 32-bit PowerPC System-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling"- Nov. 2002.

- [2] H.-H. Chang, J.-Y. Chang, C.-Y. Kuo, and S.-I. Liu, "A 0.77–2-GHz self-calibrated multiphase delay-locked loop,"-May 2006.
- [3] J. Koo, S. Ok, and C. Kim, "A low-power programmable DLL-based clock generator with widerange antiharmonic lock,"-January 2009.
- [4] S. Ok, K. Chung, J. Koo, and C. Kim," An antiharmonic, programmable, DLL-based frequency multiplier for dynamic frequency scaling,"
- [5] K. Ryu, D. H. Jung, and S.-O. Jung, "A DLL based clock generator for low-power mobile SoCs,"-August 2010
- [6] K. Ryu, D. H. Jung, and S.-O. Jung, "A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator,"-september 2012.
- [7] S. Paek, W. Shin, J. Lee, H.-E. Kim, J.-S. Park, and L.-S. Kim, "Hybrid temperature sensor network for areaefficient on-chip thermal map sensing," Feb. 2015.
- [8] K. Nehru, M. Ramesh Babu and J. Sravana, "Performance analysis of low power and high speed 16-Bit CRC Generator using GDI technique", January-2016.
- [9] D. S. Rashmi, R. Sadiya Rukhsar and H. R. Shilpa," Modeling of adders using CMOS and GDI logic for multiplier applications: A VLSI based approach",March – 2016
- [10] Meenu Pareek and Manish Singhal," Low power high speed area efficient Error Tolerant Adder using gate diffusion input method", February-2016.
- [11] Neeraj Jatav and Ayushi Marwah," Implementation of arithmatic logic unit using GDI technique"-March 2016.
- [12] Amit Rajawat and Ayshi Marwah," GDI implementation of low power modified booth multiplier"- March 2016.