

119 of 121

4:2 compressor is designed by intricate connection of two 3:2 compressor. The structure has a delay of four XORs and its notable feature is that it is free from carry. The carry from the previous stage is not propagated to the next stage.

The proposed modified full adder circuit as shown in figure 2.




Figure 2: Proposed full adder

The number of transistors reduced in the structure of full adder in order to reduce latency, area and power consumption.

$$\text{Sum}=(\text{BXORC})'A+(\text{BXORC})A' \quad (1)$$

$$\text{Carry} = B(\text{BXORC}) + A(\text{BXORC}) \quad (2)$$

The modified expression of sum for full adder is given in equation (1) and the modified expression of carry is given in equation (2).

3.1 Compressor Based Wallace Tree Multiplier

4:2 compressors were introduced by Weinberger, which consists of five inputs and three outputs shown in figure 3.




Figure 3: 4:2 Compressor

It compresses four partial products into two, thus offering a higher compression ratio and a more regular interconnection structure than its 3:2 counterparts. The input-output relationship of the compressor is given in equation (3)

$$x_1 + x_2 + x_3 + x_4 + \text{cin} = \text{sum} + 2 * \text{Cout} + 2 * \text{Carry} \quad (3)$$




Figure 4: 5:2 Compressor

5:2 is the third widely used compressor. Its block diagram is shown in figure 4. It consists of seven inputs out of which five are direct inputs and two are carry-in bits from previous stage [3]. Similarly, there are four outputs of which two are carry-out bits to the next stage and the other two are sum and carry bits. 5:2 compressors can be designed by cascading three 3:2 compressors. The input-output relationship is governed by following equation (4)

$$x_1 + x_2 + x_3 + x_4 + x_5 + \text{cin}_1 + \text{cin}_2 = \text{sum} + 2(\text{carry} + \text{cout}_1 + \text{cout}_2) \quad (4)$$

similar to the above design, the 6:2 compressor has been designed and is shown in figure 5.




Figure 5: 6:2 Compressor

It consists of eight inputs out of which six are direct inputs and two are carry in bits from previous stage. Similarly, there are four outputs of which two are carry-out to the next stage and the other two are sum and carry bits. 6:2 compressors has been designed by cascading five 3:2 compressors.

4.Implementation of Full Adder Cell

Wallace tree multiplier circuit implementation is done in 45nm technology in Cadence Virtuoso tool. In the

multiplication process, partial products are generated by AND gates and partial product reduction is done with the help of compressors. Compressors are made up of full adders. Different logic styles have been chosen for implementing full adders. In this work full adders are implemented using 6 transistors logic. Wallace tree multiplier based on 6 T full adder has been tested for power consumption, delay, area utilisation and transistor count.

4.1 Results and Discussion

Table 1: Comparison between Existing and Proposed Wallace Tree Multiplier

Parameters	Existing Wallace 8 bit multiplier (8T)	Proposed Wallace 8 bit Multiplier (6T)
Area (nm)	669	401
Power (nW)	52009	49632
Delay (ps)	6804	3783
No of Transistors	630	378

*8T – 8 Transistors, 6T – 6 Transistors

From the above table 1, it is clearly evident that, the area, power, delay and the number of transistors have been reduced for the proposed design of multiplier.

4.2 Conclusions

The reduction in complexity of Wallace tree multiplier has been done by utilising the compressor technique and by using less number of half adders. Comparison of proposed 6Transistor (6T) multiplier with the existing 8Transistor (8T) multiplier gives the result achievement of 40% reduction in the total area utilised, 5% reduction in the power consumption, 45% reduction in the delay and 40% reduction in the number of transistor utilised. This low power and high speed Wallace multiplier can also be used for and processor design.

References

- [1] C. S. Wallace, "A Suggestion for a fast multiplier", IEEE Transactions on Electronic Computers, Vol.13, No. 2, pp.14 –17, 1964, DOI:10.1109/PGEC.1964.263830.
- [2] Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha, and Jin-Gyun Chung, "A Novel Multiplexer-Based Low-Power Full Adder", IEEE transactions on circuits and systems , vol. 51, no. 7, pp.345-348, 2004, DOI: 10.1109/TCSII.2004.831429
- [3] R. Menon and D. Radhakrishnan, "High performance 5: 2 compressor architectures", IEE Proc.-Circuits Devices Syst., Vol. 153, No. 5, pp. 447 – 452, 2006, DOI: 10.1049/ip-cds:20050152
- [4] R S Waters, E E Swartzlander, "A reduced complexity Wallace multiplier reduction", IEEE Transactions on Computers, vol. 59, no. 8, pp. 1134-1137, 2010, DOI:10.1155/2014/343960
- [5] Himanshu Bansal, K G Sharma, Tripti Sharma, "Wallace Tree Multiplier Designs: A Performance Comparison Review", Innovative Systems Design and Engineering, Vol.5, No.5, pp. 60 -67, 2014.

- [6] Bhupender Pratap Singh, "Design&Implementation8-BitWallaceTree Multiplier", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 5, Issue 4, pp. 2307 – 2312, 2016, DOI:10.15662/IJAREEIE.2016.0504017

Author Profile

R Arthi received the B.E and M.E degrees in Electronics and Communication Engineering from Anna University Chennai in 2013 and 2015, respectively. She is working in KIT-Kalaingarkarunanidhi Institute of Technology as Assistant Professor. Her research Interest includes Low Power VLSI Design and Communication Engineering.

Dr. B. Senthilkumar received the B.E and M.E degrees in Electronics and Communication Engineering from Bharathiar University and Anna University Chennai in 2001 and 2006, respectively. During 2001-2015, he has been employed in Tamilnadu College of Engineering as Professor. Now he is working in KIT-Kalaingarkarunanidhi Institute of Technology as a Professor. His research Interest includes Circuit Optimization, and Communication Engineering.

R Gowrishankar received the B.E and M.TECH degrees in Electronics and Communication Engineering from Bharathiar University and SASTRA University in 2001 and 2004, respectively. During 2004-2008, he has been employed in Tamilnadu College of Engineering as Assistant Professor. Now he is working in KIT-Kalaingarkarunanidhi Institute of Technology as a Professor. His research Interest includes VLSI Design, Networking and Communication Engineering.

S. Tamilselvan received the B.E and M.E degrees in Electronics and Communication Engineering from Anna University Chennai in 2008 and 2013 respectively. During 2008-2012, he has been employed in Tamilnadu College of Engineering as Assistant Professor. Now he is working in KIT-Kalaingarkarunanidhi Institute of Technology as Associate Professor. His research Interest includes VLSI Design and Networking.

Dr. N. Sathish Kumar is a Professor in Electronics and Communication engineering Department is an accommodating and versatile individual with over 15 years of teaching in both UG and PG courses and 09 years of research experience with a solid commitment to the social and academic growth and development. He received his Ph.D degree from ANNA University, Chennai in the Field of MIMO Receivers-Wireless Communication, in year 2012. He completed his Master degree (Applied Electronics) programme from Government College of Technology, Coimbatore. He has published 08 papers in National conference and 3 in the international conference and 18 papers in reputed national and international journals. He has won Three 'Best Paper' awards for his research. He is a life member in various professional societies like IEEE (USA), IETE, ISTE, SSI.