Design of Grid-Tied PV System with Single-Phase Transformerless Inverter Using Fuzzy Control Based Charge Pump Circuit Concept

Lalumudavath¹, T. Dinesh²

¹,²Assistant Professor, Department of EEE, Anurag group of Engineering (CVSR Engineering College), Venkatapur (V), Ghatkesar (M), Hyderabad

Abstract: In this paper proposes a single phase transformer less photovoltaic inverter for grid connect PV system. In this topology we are developing the concept of a charge pump circuit in order to eliminate the leakage current. We are utilizing the fuzzy controller in this paper. We are comparing the fuzzy controller with other controller. The neutral of the grid is directly connected to the negative polarity of the PV panel that creates a constant common mode voltage and zero leakage current. During the negative cycle, the charge pump circuit generates the negative output voltage of the proposed inverter. Therefore according to the proportional resonant control strategy is used to control the injected current. There are various advantage of the proposed inverter they are the neutral of the grid is directly connected to the negative terminal of the PV panel, so the leakage current is eliminated, its compact size; low cost; the used dc voltage of the proposed inverter is the same as the full-bridge inverter (unlike neutral point clamped (NPC), active NPC, and half-bridge inverters); flexible grounding configuration; capability of reactive power flow; and high efficiency. By using simulation result we can verify the concept of the proposed inverter and its practical application in grid-tied PV systems.

Keywords: Charge pump circuit, grid-tied inverter, leakage current elimination, transformer less inverter, fuzzy control

1. Introduction

From the recent year we are developing the photovoltaic (PV) power systems have become very popular among the renewable energy sources, because they generate electricity with no moving parts, operate quietly with no emissions, and require little maintenance [1], [2]. Distributed grid-connected PVs are playing an increasingly role as an integral part of the electrical grid.

One of the important issues in the transformerless grid-connected PV applications is the galvanic connection of the grid and PV system, which leads to leakage current problems. Fig. 1 illustrates a single-phase grid-tied transformerless inverter with CM current path, where P and N are the positive and negative terminals of the PV, respectively.

The vcm with two filter inductors (L1, L2) is calculated as follows:

\[ v_{cm} = \frac{v_{An} + v_{Bn}}{2} + \frac{(v_{An} - v_{Bn})(L_1 - L_2)}{2(L_1 + L_2)} \]  

(1)

Where vAn and vBn are the voltage differences between the midpoints A and B of the inverter to the dc bus minus terminal N, respectively. If L1 = L2 (asymmetrical inductor), vcm is calculated according to (1) and the leakage current appears due to a varying CMV. If L1 = L2 (symmetrical inductor), vcm is simplified to

\[ v_{cm} = \frac{v_{An} + v_{Bn}}{2} = Const \]  

(2)

In this state, the CMV is constant and the leakage current is eliminated. In some structures such as the virtual dc-bus inverter [10] and NPC inverter, one of the filter inductors is zero and only one filter inductor is used. In this state, after simplification of vcm, it will have a constant value according to (3) and the leakage current will be eliminated

\[ v_{cm} = \frac{v_{An} + v_{Bn}}{2} - \frac{v_{An} - v_{Bn}}{2} = Const. (L_1 = 0) \]  

(3)

As shown in Fig. 2, there are various transformerless grid connected inverters based on the FB inverter in the literature to overcome these problems.

The H5 inverter that is a FB-based inverter topology, compared to the conventional FB inverter, needs one additional switch (S5) on the dc side to decouple the dc side from the grid as shown in Fig. 2(a).

As shown in Fig. 2(b), the HERIC topology needs two extra switches on the ac side to decouple the ac side from the PV module in the zero stage.

---

**Figure 1:** Block diagram of a single-phase grid-connected transformer less inverter with a leakage current path.

**Figure 2:** Block diagram of a single-phase grid-connected transformer less inverter with a leakage current path.
As shown in Fig. 2(c), the virtual dc-bus inverter is composed of five insulated-gate bipolar transistors (IGBTs), two capacitors, and one filter inductor Lf.

(c) The virtual dc-bus generates the negative output voltage. The main drawback of this topology is that there is no path to charge the capacitor C2 during the negative cycle and this will cause a high output total harmonic distortion (THD). The topology presented, which is shown in Fig. 2(d), has a common ground with the grid.

(d) Figure 2: Single-phase grid-tied transformerless PV inverter topologies: (a) H5 inverter, (b) HERIC inverter, (c) virtual dc-bus inverter [10], and (d) CM inverter proposed

However, the output voltage of this inverter is only two levels including positive and negative voltages without creating the zero voltage, which requires a large output inductor L2 and a filter. This paper introduces a new transformerless inverter based on charge pump circuit concept, which eliminates the leakage current of the grid-connected PV systems using a unipolar sinusoidal pulse width modulation (SPWM) technique.

2. Proposed Topology and Modulation Strategy

A. Charge Pump Circuit Concept
The concept of a simple charge pump circuit to be used in the proposed topology to generate the inverter negative output voltage is shown in Fig. 3. The circuit consists of two diodes (D1, D2) and two capacitors (C1, C2). The capacitor C1 is used to couple the voltage point of A to the node D.

In steady state, the output voltage of the negative charge pump circuit (vCn) can be derived by

\[ v_{Cn} = -V_{dc} + V_{cut-in-D1} + V_{cut-in-D2} \]  

(4)

Where Vdc is the input voltage, Vcut-in-D1 and Vcut-in-D2 are the cut-in voltages of the diodes D1 and D2, respectively. For high power applications, these values can be negligible.

The charge pump circuit in the transformerless inverter has the following characteristics for grid-tied applications.

1) This circuit has a common line with the negative terminal of the input dc voltage and the neutral point of the grid that causes the leakage current to be eliminated.

2) The charge pump circuit has no active device and it has a lower cost for grid-tied applications.

B. Proposed Topology
As shown in Fig. 4, the proposed topology consists of four power switches (S1 – S4), two diodes (D1, D2), two capacitors (C1, C2) based on the charge pump circuit.

This new topology is modulated using simple SPWM. Fig. 5 shows the gate drive signals for the proposed inverter under the current lagging condition. According to the direction of the inverter output voltage and output current, the operation of the proposed inverter is divided in four regions as shown in Fig. 6.

Figure 3: Schematic diagram of the proposed inverter including the charge pump circuit.

Figure 5: Switching pattern of the proposed topology with reactive power flow.
Region I: the inverter output voltage and the output current are positive; energy is transferred from dc side to grid side as shown in Fig. 6(a).

Region II: the inverter output voltage is negative and the output current is positive; energy is transferred from grid side to dc link as shown in Fig. 6(c).

Region III: the inverter output voltage and the output current are negative; energy is transferred from dc link to grid side as shown in Fig. 6(e).

Region IV: the inverter output voltage is positive and the output current is negative; energy is transferred from grid side to dc side as shown in Fig. 6(g).

When the switches S1 and S2 are ON, the output voltage of the inverter (vAn) will be + Vdc (positive state) as shown in Fig. 6(a) and (g). During this time interval, diode D1 is reverse biased and D2 is ON, so the capacitor C1 is charged through diode D2 and the voltage across the capacitor C2 maintains to be constant. In this state, when the switches S2 and S3 are ON, vAn will be 0 (zero state) as shown in Fig. 6(b) and (h).

\[ v_{An} = +V_{dc}, \quad i_g > 0 \]
\[ v_{An} = 0, i_g > 0 \]
\[ v_{An} = -V_{dc}, i_g < 0 \]
\[ v_{An} = 0, i_g < 0 \]
\[ v_{An} = +V_{dc}, i_g < 0 \]

In the regions II and III, the negative and zero voltage levels are produced. Fig. 6(c) and (e) shows the equivalent circuit that S4 and S1 are ON.

3. Analysis of the Proposed Topology

A. Current Stress Analysis and Capacitors Design

A current stress analysis of the proposed topology is presented in this section. The maximum value of the current stress occur on the switches S1 and S3, because the capacitor C1 is charged through switch S1 and the capacitor C2 is charged through switch S3. Therefore the simulation results of the current in the switches S1 and S3 for an output power of 500 W are shown in Fig. 7.

**Paper ID: IJSER172527**

**www.ijser.in**

Licensed Under Creative Commons Attribution CC BY
The maximum value of the current in these switches occurs at the negative state in simulation results as shown in Fig. 7.

According to the electric circuit theory, the grid voltage in series with a grid-side inductor (Lg) can be equivalent with the current source \(i_g\) as shown in Fig. 8.

![Figure 8: Equivalent circuit of the proposed converter during (a) zero state and (b) negative state.](image)

According to Fig. 8(a), at the zero state and

\[
\begin{align*}
\frac{dv_{diff,1}}{dt} &= \frac{v_{diff,1}-v_{diff,2}}{C_1} \\
\frac{dv_{diff,2}}{dt} &= \frac{v_{diff,1}-v_{diff,2}}{C_2} + \frac{i_pv}{C_B}
\end{align*}
\]

(7)

According to Fig. 8(b), in the negative state

\[
\begin{align*}
\frac{dv_{diff,1}}{dt} &= \frac{R_{CB}i_pv+vdiff,2}{C_B} + \frac{i_g}{C_1} \\
\frac{dv_{diff,2}}{dt} &= \frac{i_pv}{C_B} + \frac{R_{CB}i_pv+vdiff,2}{C_2}
\end{align*}
\]

(8)

where in (8)–(11), \(R_{e2}\) and \(C_{e2}\) will be as follows:

\[
R_{e2} = R_{D2}+R_{S1}+R_{C1} + R_{CB}, C_{e2} = \frac{C_1C_B}{C_1+C_B}
\]

(11)

By using the averaging method at the switching cycle \(T_s\), and linearizing (8)–(11), the average value of \(i_1\) and \(i_3\) is the negative and zero states is equal to (13) and (14), respectively:

\[
\begin{align*}
\frac{dv_{diff,1}}{dt} &= (1+s(t))\frac{v_{diff,1}-v_{diff,2}}{(R_{K1}+R_{K2})C_1} - s(t)\frac{R_{CB}i_pv+vdiff,2}{(R_{K1}+R_{K2})C_2} + \frac{i_gC_2^2}{RCBIPv+vdiff,2Re2+Ce2} \\
\frac{dv_{diff,2}}{dt} &= (1+s(t))\frac{i_pv}{C_B} - (1+s(t))\frac{v_{diff,1}-v_{diff,2}}{(R_{K1}+R_{K2})C_1} - s(t)\frac{i_pv}{C_B} + \frac{vdiff,2}{RCBIPv+vdiff,2Re2+Ce2}
\end{align*}
\]

(12)

where \(s(t)\) denotes the switching state function given as follows:

\[
s(t) = \begin{cases} 1, & \text{when the circuit is at positive state} \\ 0, & \text{when the circuit is at zero state} \\ -1, & \text{when the circuit is at negative state} \end{cases}
\]

The average current of \(i_1\) and \(i_3\) during \(T_s\) can be found as follows:

\[
\begin{align*}
\langle i_{1s1}\rangle &= \frac{v_{diff,1}T_s+R_{CB}i_gT_s}{R_{CB}+R_{G1}} \\
\langle i_{1s3}\rangle &= \frac{v_{diff,2}T_s+R_{CB}i_pv}{R_{CB}+R_{G2}}
\end{align*}
\]

(13)

(14)

The simulation results of the current flowing through the switches \(S1\) and \(S3\) for the output power 500 W are shown in Fig. 7. The value of the current that passes through \(S1\) and \(S3\) to reach its maximum at the negative state is shown in this figure too. At the negative state,

\[
\begin{align*}
\langle i_{1s1,max}\rangle &= \frac{1}{2} \left( \frac{C_1}{C_1+C_2} + 1 \right) \left( \frac{T_{in}}{1-M} \right) \\
\langle i_{1s3,max}\rangle &= \frac{1}{2} \left( \frac{C_1}{C_1+C_2} + 1 \right) \left( \frac{T_{in}}{1-M} \right)
\end{align*}
\]

(15)

(16)

Equations (22) and (23) indicate that the values of \(C1/(C1 + C2)\) and \(C1/(C1 + CB)\) should be calculated small enough, and the values of the \(R1\)Ce1 and \(R2\)Ce2 should be smaller than the switching period in order to minimize the current stress on the switches.

These values can be limited by a small resistor or a small inductor between the capacitors if needed. The relationship between the voltage and current passing through the capacitors is calculated by

\[
i_C = \frac{C}{\Delta t}
\]

(17)

The required capacitance of \(C1\) and \(CB\) for the proposed inverter can be derived by equaling the capacitor power magnitude to the grid power ripple magnitude. The capacitance \(C1\) and \(CB\) can be calculated as follows:

\[
\frac{C_1orB}{\Delta U_{in}} = \frac{C}{\Delta t}
\]

(18)

where IC max and IC B max are the maximum current that passes through the capacitors \(C1\) and \(CB\), respectively.

B. Conduction and Switching Losses of Power Devices

During the positive power cycle, the grid current flows through switches \(S1\) and \(S2\) and the capacitor \(C1\) is charged through diode \(D2\) at the positive state as shown in Fig. 6(a) and (g). The capacitor \(C1\) is charged through diode \(D2\) and switch \(S1\) at the negative state as shown in Fig. 6(c) and (e).

The voltage drop of the power devices can be derived by

\[
\text{MOSFET}: v_{DS}(t) = (i(t)R_{DS})
\]

(19)

\[
\text{Diode}: v_{AK}(t) = V_F + (i(t)R_{AK})
\]

(20)

where \(v_{DS}\) is the drain source voltage drop of the MOSFET, \(RDS\) is the drain source resistance of the MOSFET during on the state operation, \(V_{AK}\) is the anode cathode voltage drop of the diode, \(VF\) is the equivalent voltage drop under zero current condition of the diode, \(R_{AK}\) is the anode cathode resistance of the diode during the on state, and \(i(t)\) is the grid current. The average value of the conduction losses of the MOSFET switch (PMOSFET Cond) during half of the fundamental period is calculated by
The control strategy of the proposed grid-tied single-phase inverter is shown in Fig. 9. It contains two cascaded loops; the first loop is an inner control loop, which has the responsibilities to generate a sinusoidal current and the outer control loop is implemented for the current reference generation, where the power is controlled. The transfer function of this controller can be found as follows:

\[
P_{\text{MOSFET}_{-}\text{Cond}} = \frac{1}{\pi} \int_0^\pi v_{\text{Diode}}(t) d_{\text{MOSFET}}(t) \, dt \quad (21)
\]

The switching losses of the MOSFET switch can be found as follows:

\[
P_{\text{MOSFET}_{-}SW} = f_{SW} E_{\text{OSS}} V_F \quad (23)
\]

The ESR of the capacitors of the proposed inverter is derived as follows:

\[
E_{\text{OSS}} = \frac{1}{4 \pi f_{SW} \omega C_1 (1 - M \sin \omega t)} \quad (24)
\]

\[
\text{III. Switching Losses in the Capacitors}
\]

| Specifications and Power Devices For Efficiency Evaluation |
|-----------------|-----------------|-----------------|
| Parameter       | Value           |                 |
| Input Voltage   | 400 V           |                 |
| Grid voltage/frequency | 220V/50 HZ     |                 |
| Rated power     | 500 W           |                 |
| Ac Output Current | 2.3A            |                 |
| Switching frequency | 24 KHZ         |                 |
| Duty ratio (M)  | 0.78            |                 |

The control block diagram of the proposed single-phase grid-tie inverter based on single-phase PQ theory.

\[
G_{PR}(s) = K_p + \frac{2K_i}{s^2 + \omega^2} \quad (27)
\]

The maximum achievable value of modulation index (M) is

\[
M_{\text{max}} = \frac{0.05 P_n}{2nf_{\text{rms}}} \quad (34)
\]

where \( k_p \) is the proportional gain, \( k_r \) is the fundamental resonant gain, and \( \omega \) is the resonant frequency. According to the single-phase PQ theory the current reference can be produced by regulating the active and reactive powers. The active power (P) and reactive power (Q) for the proposed topology can be calculated by

\[
P = \frac{v_{\text{rms}} i_{\text{rms}} + v_{\text{rms}} i_{\beta}}{2} \quad (28)
\]

The LCL filter is adopted as the grid interfaced filter in this proposed topology. High output current quality in the proposed inverter can be obtained if the output filter is configured correctly. The inverter-side inductor (Lf ) value is calculated by considering 10–20% of the ripple on the output current, which is given by

\[
L_f = \frac{\left( v_{dc} - v_{dc (M \sin \omega t)} \right)}{f_{SW} \Delta t} \quad (30)
\]

The maximum achievable value of modulation index (M) is

\[
M_{\text{max}} = 0.25 \quad (26)
\]

The maximum value of the filter capacitor is calculated by (42), limiting to be less than 5% of the nominal value

\[
C_{f_{\text{rms}}} = \frac{0.05 P_n}{2nf_{\text{rms}}} \quad (34)
\]

where \( V_{\text{rms}} \) denotes the root mean square (RMS) grid voltage, and \( f \) presents the grid frequency. There is a relation between the inverter-side...
The grid-side inductor \( L_g \) value can be determined by:

\[
10f \leq f_{res} \leq 0.5f_{sw}
\]

The resonant frequency for the LCL filter is given by:

\[
f_{res} = \frac{1}{2\pi} \sqrt{\frac{L_f + L_g}{L_f L_g C_f}}
\]

The active damping is used to smooth the resonance peak of the LCL filter as shown in Fig. 9. A block diagram of the control system is shown in Fig. 10. The Bode diagram of the transfer function from \( v_{cref} \) to \( ig \) is defined by \( G(s) \). This diagram is shown in Fig. 11 in order to demonstrate the effect of active damping by the filter capacitor current \( (H_{cic}) \)

**Table 3: Fuzzy Rules**

<table>
<thead>
<tr>
<th>( \mu_p )</th>
<th>NB</th>
<th>NM</th>
<th>NS</th>
<th>ZE</th>
<th>PS</th>
<th>PM</th>
<th>PB</th>
</tr>
</thead>
<tbody>
<tr>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>ZE</td>
<td>PS</td>
<td>PM</td>
<td>PB</td>
</tr>
<tr>
<td>NM</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>ZE</td>
<td>PS</td>
<td>PM</td>
<td>PB</td>
</tr>
<tr>
<td>NS</td>
<td>NB</td>
<td>NB</td>
<td>ZE</td>
<td>PS</td>
<td>PM</td>
<td>PB</td>
<td>PB</td>
</tr>
<tr>
<td>ZE</td>
<td>NB</td>
<td>ZE</td>
<td>PS</td>
<td>PM</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
</tr>
<tr>
<td>PS</td>
<td>PS</td>
<td>PS</td>
<td>PM</td>
<td>PM</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
</tr>
<tr>
<td>PM</td>
<td>PM</td>
<td>PM</td>
<td>PM</td>
<td>PM</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
</tr>
<tr>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
</tr>
</tbody>
</table>

**Fuzzification:** Membership function values are assigned to the linguistic variables, using seven fuzzy subsets: NB (Negative Big), NM (Negative Medium), NS (Negative Small), ZE (Zero), PS (Positive Small), PM (Positive Medium), and PB (Positive Big). The input error for the FLC is given as:

\[
E(k) = v_{ph}(k) - v_{ph}(k-1)
\]

**Inference Method:** Several composition methods such as Max–Min and Max-Dot have been proposed in the literature. In this paper Min method is used. The output membership function of each rule is given by the minimum operator and maximum operator. Table 1 shows rule base of the FLC.

**Defuzzification:** As a plant usually requires a non-fuzzy value of control, a defuzzification stage is needed. To compute the output of the FLC, „height” method is used and the FLC output modifies the control output. Further, the output of FLC controls the switch in the inverter. To achieve this, the membership functions of FC are: error, change in error and output

The set of FC rules are derived from:

\[
\alpha = \frac{E(k)}{E(k)} \times \frac{v_{ph}(k-1)}{v_{ph}(k-1)}
\]

**Figure 10:** Control diagram of the injected current with capacitor current feedback active damping.

**Figure 11:** Bode plot of the system in the case of different values for the active damping gain HC

\[
G(s) = \frac{k_{PWM} G_1(s)}{1 + H_{PWM} C_l G_1 C_f(s) s^2}
\]

**Figure 13:** Fuzzy logic controller

**Figure 14:** Input error as membership functions

**Figure 15:** Change as error membership functions

**Figure 16:** Output variable Membership functions
Where $\alpha$ is self-adjustable factor which can regulate the whole operation. $E$ is the error of the system, $C$ is the change in error and $u$ is the control variable.

5. Simulation Results

**Figure 17:** Simulation block diagram of proposed single-phase transformerless grid-connected inverter

In Fig 17 the proposed grid connected inverter will operate with the unity power factor ($PF = 1$) will seen in simulation results. The simulation results of the proposed grid-connected inverter with unity power factor ($PF = 1$) operation are presented in Fig 18.

**Table 4:** Parameters For The 500 W

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power rating ($P_i$)</td>
<td>500 W</td>
<td>Capacitance ($C_1$)</td>
<td>220 $\mu F$ 500 V</td>
</tr>
<tr>
<td>Input voltage ($V_{in}$)</td>
<td>400 V</td>
<td>Capacitance ($C_2$)</td>
<td>330 $\mu F$ 500 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>220 V (RMS)</td>
<td>L filter ($L_f$)</td>
<td>4 mH</td>
</tr>
<tr>
<td>Input capacitor ($C_{in}$)</td>
<td>470 $\mu F$ 500 V</td>
<td>$C$ filter ($C_f$)</td>
<td>2.2 $\mu F$</td>
</tr>
<tr>
<td>Power switches</td>
<td>CD20080200, SC</td>
<td>$L_f$</td>
<td>2 mH</td>
</tr>
<tr>
<td>(S1, S2)</td>
<td>MOSFET</td>
<td>Diodes ($D_1$, $D_2$)</td>
<td>CD1006A Schottky Diode</td>
</tr>
</tbody>
</table>

**Figure 18:** Simulation results of the proposed topology with unity power factor ($PF = 1$) operation. (a) $v_g$ [500 V/div], (b) $i_g$ [5 A/div], (c) $v_{An}$ [500 V/div], and (d) fast Fourier transform analysis of $i_g$ [50 V/div and 125 Hz/div].

From Fig. 18, it is clear that the output current and voltage of the proposed inverter are highly sinusoidal with low harmonic distortion due to the three-level inherency of the output voltage. The current harmonic distribution is demonstrated in Fig. 13. Figs. 19 and 20 demonstrate the simulation results for the inverter operating under current lagging condition ($PF = +0.8$) and leading condition ($PF = -0.8$), respectively.

**Figure 19:** Simulation results of the proposed topology with lagging power factor operation. (a) $v_g$ [500 V/div] and (b) $i_g$ [2 A/div].

**Figure 20:** Simulation results of the proposed topology with leading power factor operation. (a) $v_g$ [500 V/div] and (b) $i_g$ [2 A/div].

The partial enlargement of the grid current $i_g$, grid voltage $v_g$, and three level output voltage $v_{An}$ is provided in Fig. 21. It is clear that the pulse duration of the output voltage ($v_{An}$) is in agreement with the switching frequency. The voltage stress of the capacitors and diodes is shown in Fig. 22.

**Figure 21:** Simulation enlarged results of the proposed topology. (a) $v_{An}$ [500 V/div], (b) $v_g$ [250 V/div], and (c) $i_g$ [5 A/div], time [400 $\mu s$/div]

**Figure 22:** Simulation results for drain source voltage of switches. (a) $v_{S1}$ [250 V/div], (b) $v_{S2}$ [500 V/div], (c) $v_{S3}$ [250 V/div], and (d) $v_{S4}$ [500 V/div].

**Figure 23:** Simulation results of the capacitor and diode voltages. (a) $v_{C1}$ [250 V/div], (b) $v_{C2}$ [500 V/div], (c) $v_{D1}$ [250 V/div], and (d) $v_{D2}$ [500 V/div].

Fig. 23 (a)–(c) shows the simulation waveforms of the grid voltage $v_g$, the grid current $i_g$, and the CM voltage $v_{CM}$ in the proposed topology.
The performance of the control strategy is confirmed by applying a step change to the proposed inverter. A PR current controller is adopted with $k_i = 2000$ and $k_p = 20$ as shown in (35). Fig. 25 shows the performance of the proposed inverter under the load step change. From fig: 26 total harmonics distortion of the proposed topology.

6. Conclusion

In this paper we are implementing a new single-phase transformer less inverter for a grid-tied PV system using a charge pump circuit concept with the fuzzy controller. Therefore the main concept of the proposed system is to generate the negative output voltages which have been developed in this proposed inverter. Here we are using the fuzzy logic controller for the better performance because the fuzzy controller is the most suitable for the human decision-making mechanism, providing the operation of an electronic system with decisions of experts. Therefore we are developing the proposed topology which is similar to the neutral line in the grid; therefore the leakage current will be suppressed and the transformer is eliminated. Moreover the proposed topologies have the capability to deliver the required reactive power into the grid. Therefore the proposed topology is used to realize the minimum number of components and higher power density can be achieved with lower design cost. By using the simulation result we can verify the proposed system.

References